repositories Search Results · repo:MasterPlayer/axis_uart_bridge language:SystemVerilog

Filter by

• • Code... (...)results
  • Issues
    results
  • Pull requests
    results
  • Discussions
    results
  • Commits
    results
  • Packages
    results
  • Wikis
    results

• Advanced

  • Owner
  • Size
  • Number of followers
  • Number of forks
  • Number of stars
  • Date created
  • Date pushed
  • Topic
  • License
  • Archived
  • Public
  • Private
• Advanced search

Filter:Code... (...)

0 files  (195 ms)

0 files

inMasterPlayer/axis_uart_bridge (press backspace or delete to remove)

Sort by: Best match

Filter

MasterPlayer/axis_uart_bridge

FPGA implementation for UART interface for rx/tx data with support AXI-Stream protocol

fpga

zynq

xilinx

uart

systemverilog

• SystemVerilog
·
• 5
·
• Updated
  on Dec 2, 2021

Star

Sponsor open source projects you depend on

Contributors are working behind the scenes to make open source better for everyone—give them the help and recognition they deserve.Explore sponsorable projects

ProTip! Press the / key to activate the search input again and adjust your query.

Sponsor open source projects you depend on

Contributors are working behind the scenes to make open source better for everyone—give them the help and recognition they deserve.Explore sponsorable projects

ProTip! Press the / key to activate the search input again and adjust your query.