Skip to content

Commit 54cbfa2

Browse files
kgugalarobertszczepanski
authored andcommitted
Add descriptor_tx cond waivers
Signed-off-by: Karol Gugala <kgugala@antmicro.com>
1 parent 4f801d8 commit 54cbfa2

1 file changed

Lines changed: 12 additions & 0 deletions

File tree

verification/waivers/exclusion.yaml

Lines changed: 12 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -4142,6 +4142,18 @@ exclusions:
41424142
- data_len: [9-15]
41434143
- data_len_words: [7-31]
41444144

4145+
tx_abort flush cannot be valid when tx_start_i is valid:
4146+
cond:
4147+
- 8: [4 "1110"] # assign tti_tx_desc_queue_rready_o = tti_tx_desc_queue_rvalid_i && !descriptor_valid && tx_start_i && !(flush || tx_abort_i)
4148+
Abort would have to happen on the last transfered byte (so effectively abort would mean regular end of transfer):
4149+
cond:
4150+
- 2: [1 "01"] # if ((byte_counter != 16'h0) && tx_abort_i ) begin
4151+
If byte_count is 1 or 0 during flushing, rvalid has to be 1:
4152+
cond:
4153+
- 4: [4 "100"] # if (((byte_counter inside {16'd1, 16'd0}) && tti_tx_queue_rvalid_i) || (!tti_tx_queue_rvalid_i && tti_tx_queue_empty_i) || (tx_queue_flush_o)) begin
4154+
Overflow is catched by other logic:
4155+
cond:
4156+
- 11: [3 "110"] # assign tx_start = !tx_pending && descriptor_valid && (TtiTxDescDataWidth'(tti_tx_queue_depth_i + 1) >= data_len_words);
41454157

41464158
controller_standby:
41474159
source_path: src/ctrl/controller_standby.sv

0 commit comments

Comments
 (0)