File tree Expand file tree Collapse file tree
verification/cocotb/block Expand file tree Collapse file tree Original file line number Diff line number Diff line change 3232${I3C_ROOT_DIR}/src/phy/i3c_io.sv
3333${I3C_ROOT_DIR}/src/csr/I3CCSR.sv
3434${I3C_ROOT_DIR}/src/interrupt.sv
35- ${I3C_ROOT_DIR}/src/libs/axi_sub/axi_sub_arb .sv
36- ${I3C_ROOT_DIR}/src/libs/axi_sub/axi_sub_rd .sv
37- ${I3C_ROOT_DIR}/src/libs/axi_sub/axi_sub .sv
38- ${I3C_ROOT_DIR}/src/libs/axi_sub/axi_sub_wr .sv
35+ ${I3C_ROOT_DIR}/src/libs/axi_sub/i3c_axi_sub_arb .sv
36+ ${I3C_ROOT_DIR}/src/libs/axi_sub/i3c_axi_sub_rd .sv
37+ ${I3C_ROOT_DIR}/src/libs/axi_sub/i3c_axi_sub .sv
38+ ${I3C_ROOT_DIR}/src/libs/axi_sub/i3c_axi_sub_wr .sv
3939${I3C_ROOT_DIR}/src/hci/queues/read_queue.sv
4040${I3C_ROOT_DIR}/src/hci/queues/write_queue.sv
4141${I3C_ROOT_DIR}/src/hci/ahb_if.sv
File renamed without changes.
File renamed without changes.
File renamed without changes.
File renamed without changes.
Original file line number Diff line number Diff line change @@ -24,10 +24,10 @@ VERILOG_SOURCES = \
2424 $(CALIPTRA_ROOT ) /src/axi/rtl/axi_if.sv \
2525 $(CALIPTRA_ROOT ) /src/axi/rtl/axi_addr.v \
2626 $(CALIPTRA_ROOT ) /src/libs/rtl/skidbuffer.v \
27- $(SRC_DIR ) /libs/axi_sub/axi_sub_wr .sv \
28- $(SRC_DIR ) /libs/axi_sub/axi_sub_arb .sv \
29- $(SRC_DIR ) /libs/axi_sub/axi_sub_rd .sv \
30- $(SRC_DIR ) /libs/axi_sub/axi_sub .sv \
27+ $(SRC_DIR ) /libs/axi_sub/i3c_axi_sub_wr .sv \
28+ $(SRC_DIR ) /libs/axi_sub/i3c_axi_sub_arb .sv \
29+ $(SRC_DIR ) /libs/axi_sub/i3c_axi_sub_rd .sv \
30+ $(SRC_DIR ) /libs/axi_sub/i3c_axi_sub .sv \
3131 $(SRC_DIR ) /csr/I3CCSR_pkg.sv \
3232 $(SRC_DIR ) /csr/I3CCSR.sv \
3333 $(SRC_DIR ) /hci/axi_adapter.sv \
Original file line number Diff line number Diff line change @@ -26,10 +26,10 @@ VERILOG_SOURCES += \
2626 $(CALIPTRA_ROOT ) /src/axi/rtl/axi_if.sv \
2727 $(CALIPTRA_ROOT ) /src/axi/rtl/axi_addr.v \
2828 $(CALIPTRA_ROOT ) /src/libs/rtl/skidbuffer.v \
29- $(SRC_DIR ) /libs/axi_sub/axi_sub_arb .sv \
30- $(SRC_DIR ) /libs/axi_sub/axi_sub_rd .sv \
31- $(SRC_DIR ) /libs/axi_sub/axi_sub .sv \
32- $(SRC_DIR ) /libs/axi_sub/axi_sub_wr .sv \
29+ $(SRC_DIR ) /libs/axi_sub/i3c_axi_sub_arb .sv \
30+ $(SRC_DIR ) /libs/axi_sub/i3c_axi_sub_rd .sv \
31+ $(SRC_DIR ) /libs/axi_sub/i3c_axi_sub .sv \
32+ $(SRC_DIR ) /libs/axi_sub/i3c_axi_sub_wr .sv \
3333 $(SRC_DIR ) /hci/axi_adapter.sv \
3434 $(SRC_DIR ) /hci/dxt.sv \
3535 $(SRC_DIR ) /hci/queues/write_queue.sv \
Original file line number Diff line number Diff line change @@ -21,10 +21,10 @@ VERILOG_SOURCES = \
2121 $(CALIPTRA_ROOT ) /src/libs/rtl/ahb_defines_pkg.sv \
2222 $(SRC_DIR ) /libs/axi/axi_pkg.sv \
2323 $(SRC_DIR ) /libs/axi/axi_if.sv \
24- $(SRC_DIR ) /libs/axi_sub/axi_sub_arb .sv \
25- $(SRC_DIR ) /libs/axi_sub/axi_sub_rd .sv \
26- $(SRC_DIR ) /libs/axi_sub/axi_sub .sv \
27- $(SRC_DIR ) /libs/axi_sub/axi_sub_wr .sv \
24+ $(SRC_DIR ) /libs/axi_sub/i3c_axi_sub_arb .sv \
25+ $(SRC_DIR ) /libs/axi_sub/i3c_axi_sub_rd .sv \
26+ $(SRC_DIR ) /libs/axi_sub/i3c_axi_sub .sv \
27+ $(SRC_DIR ) /libs/axi_sub/i3c_axi_sub_wr .sv \
2828 $(SRC_DIR ) /libs/mem/prim_ram_1p_pkg.sv \
2929 $(SRC_DIR ) /libs/mem/prim_generic_ram_1p.sv \
3030 $(SRC_DIR ) /libs/mem/prim_ram_1p_adv.sv \
Original file line number Diff line number Diff line change @@ -21,10 +21,10 @@ VERILOG_SOURCES = \
2121 $(CALIPTRA_ROOT ) /src/libs/rtl/ahb_defines_pkg.sv \
2222 $(SRC_DIR ) /libs/axi/axi_pkg.sv \
2323 $(SRC_DIR ) /libs/axi/axi_if.sv \
24- $(SRC_DIR ) /libs/axi_sub/axi_sub_arb .sv \
25- $(SRC_DIR ) /libs/axi_sub/axi_sub_rd .sv \
26- $(SRC_DIR ) /libs/axi_sub/axi_sub .sv \
27- $(SRC_DIR ) /libs/axi_sub/axi_sub_wr .sv \
24+ $(SRC_DIR ) /libs/axi_sub/i3c_axi_sub_arb .sv \
25+ $(SRC_DIR ) /libs/axi_sub/i3c_axi_sub_rd .sv \
26+ $(SRC_DIR ) /libs/axi_sub/i3c_axi_sub .sv \
27+ $(SRC_DIR ) /libs/axi_sub/i3c_axi_sub_wr .sv \
2828 $(SRC_DIR ) /libs/mem/prim_ram_1p_pkg.sv \
2929 $(SRC_DIR ) /libs/mem/prim_generic_ram_1p.sv \
3030 $(SRC_DIR ) /libs/mem/prim_ram_1p_adv.sv \
You can’t perform that action at this time.
0 commit comments